Definition
AI networking architecture embedding programmable compute (RISC-V cores) directly into NICs and switches, enabling data processing during transit rather than only connecting endpoints.
Key Points
- Offloads KV cache acceleration, MoE routing, collective operations from GPUs
- Open standards: UALink/ESUN (scale-up), Ultra Ethernet (scale-out)
- cornelis-networks flagship vs nvidia NVLink integrated stack