Thin dielectric wafer bonding enables multilayer 3D transistors. Extends nanosheet lineage. SRAM scaling targets AI memory bottleneck.